sbt "test:runMain pufsim.verilog_topsim"
cp ./generated/puf_sim/top.v ../projects/puf_sim/vsrc/top.v